发明名称 METHOD OF MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
摘要 PROBLEM TO BE SOLVED: To provide a technique which enhances the gattering capability of a semiconductor wafer, and to provide a technique which restrains crystal defects of the semiconductor wafer. SOLUTION: A base substrate 2A whose (100) plane is used as a main face and in which a notch 1A is formed in a <011> orientation inside its face and a bonding substrate 2B, whose (100) plane is used as a main face and in which a notch 1B is formed in a <010> orientation inside its face are pasted, in such a way that the notches are overlapped, and an SOI substrate is formed. In the semiconductor integrated circuit device formed by using the SOI substrate, the longitudinal direction of each element is formed in parallel or perpendicular to the <011> orientation of the base substrate 2A.
申请公布号 JP2002305291(A) 申请公布日期 2002.10.18
申请号 JP20010108389 申请日期 2001.04.06
申请人 HITACHI LTD 发明人 SATO TOMOMI;ISOMAE SEIICHI;HOZAWA KAZUYUKI;KAWAI NAOYUKI
分类号 H01L21/8247;H01L21/02;H01L21/304;H01L21/322;H01L21/336;H01L21/762;H01L21/8242;H01L21/8244;H01L27/08;H01L27/108;H01L27/11;H01L27/115;H01L27/12;H01L29/786;H01L29/788;H01L29/792 主分类号 H01L21/8247
代理机构 代理人
主权项
地址