发明名称 |
Isolated high voltage MOS transistor |
摘要 |
The present invention relates to an NMOS transistor structure which comprises a p-well region in a semiconductor substrate, an n-type source region in the p-well region, and an n-type drain region in the p-well region. The source and drain regions are laterally spaced apart from one another and define a p-type channel region therebetween in the p-well region. The NMOS transistor further comprises a gate having a gate electrode and a gate oxide overlying the channel region of the p-well region. A PDUF region underlies the p-well region and exhibits a resistivity which is less than the p-well region, wherein the PDUF region lowers a resistance associated with the p-well region at high drain voltages. The lowered resistance decreases a gain associated with a parasitic bipolar transistor and increases an injection induced breakdown voltage characteristic of the NMOS transistor structure.
|
申请公布号 |
US2002149067(A1) |
申请公布日期 |
2002.10.17 |
申请号 |
US20010833335 |
申请日期 |
2001.04.12 |
申请人 |
MITROS JOZEF C.;TODD JAMES R.;WU XIAOJU |
发明人 |
MITROS JOZEF C.;TODD JAMES R.;WU XIAOJU |
分类号 |
H01L21/336;H01L21/761;H01L27/06;H01L29/08;H01L29/10;H01L29/78;(IPC1-7):H01L21/332;H01L29/76;H01L29/94;H01L31/062;H01L31/113;H01L31/119;H01L21/76 |
主分类号 |
H01L21/336 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|