发明名称 METHOD FOR FABRICATING SEMICONDUCTOR DEVICE
摘要 PROBLEM TO BE SOLVED: To facilitate fine-lining of the resist pattern of a semiconductor device. SOLUTION: At first, a primary pattern 1 is formed on a substrate 2 using a chemically amplified resist. The primary pattern 1 is has a width thicker than that of a desired resist pattern. A reforming material 3 is applied onto a substrate such that the primary pattern 1 is covered and then baked. A reforming material 3 is diffused to the sidewall part of the primary pattern (part A) which is rendered soluble. Subsequently, it is rinsed and the soluble part of the primary pattern is removed together with the reforming material 3 thus fine-lining the resist pattern.
申请公布号 JP2002299202(A) 申请公布日期 2002.10.11
申请号 JP20010096450 申请日期 2001.03.29
申请人 SONY CORP 发明人 YABUTA MITSUO
分类号 G03F7/039;G03F7/40;H01L21/027 主分类号 G03F7/039
代理机构 代理人
主权项
地址
您可能感兴趣的专利