发明名称 ASYNCHRONOUS IMPLEMENTATION OF A MULTI-DIMENSIONAL, LOW LATENCY, FIRST-IN, FIRST-OUT (FIFO) BUFFER
摘要 A novel FIFO data structure in the form of a multi-dimensional FIFO. For a rectangular multi-dimensional FIFO, data items are received at an input of an N-row-by-M-column FIFO array of cells and transferred to an output, via a predetermined protocol of cell transfers, in the same order as received. Transfer rules or protocol are controlled by a control circuit implemented using asynchronous pipeline modules or a control circuit relying upon transition signaling.
申请公布号 WO0227464(A3) 申请公布日期 2002.10.10
申请号 WO2001US30061 申请日期 2001.09.25
申请人 SUN MICROSYSTEMS, INC. 发明人 EBERGEN, JOSEPHUS
分类号 G06F5/08 主分类号 G06F5/08
代理机构 代理人
主权项
地址
您可能感兴趣的专利