发明名称 Method of fabricating a self-aligned split gate flash memory cell
摘要 A method of fabricating a memory cell of self-aligned split gate flash memory first provides a substrate having an active area. A first gate insulating layer, a conductive layer and a buffer layer are formed within the active area. A portion of the buffer layer is removed to form a first opening. A buffer spacer is formed on the side walls of the first opening. A portion of the conductive layer and first gate insulating layer under the first opening are removed to form a second opening. The contact spacers, the source region and the contact plug are formed in the second opening in sequence. After the buffer spacers are removed, a third opening is formed. The bottom surface of the third opening and the top surface of the contact plug are oxidized to form the oxide layers. Another buffer spacers fill the third opening. The remaining buffer layer is removed to form the fourth opening. The conductive layer under the bottom of the fourth opening is removed, except the portion under the oxide layer, to form the floating gates. After the formation of a second gate insulating layer, the control gates and the control gate spacers are formed in sequence.
申请公布号 US2002142545(A1) 申请公布日期 2002.10.03
申请号 US20010948530 申请日期 2001.09.07
申请人 NANYA TECHNOLOGY CORPORATION 发明人 LIN CHI-HUI
分类号 H01L21/8247;H01L27/115;(IPC1-7):H01L21/336;H01L21/320;H01L21/476 主分类号 H01L21/8247
代理机构 代理人
主权项
地址