发明名称 DS-3 desynchronizer
摘要 A desynchronizer for smoothing gapped data signal and a gap clock signal extracted from a synchronous message is disclosed. A gap regulator module first re-maps the gapped data signal into a B-frame format and distributes the gaps in the data uniformly throughout the gapped data signal. A pointer leak logic module determines the bit leak rate as a function of received increment and decrement pointer adjustment signals. The pointer leak logic module determines the bit leak rate using separate algorithms. If the increment and decrement pointer adjustment signals are periodic in nature the bit leak rate is determined by dividing the periodic rate interval between two successive pointer adjustment signals by eight (8) and form a leak rate lookup table to account for any additional or missed pointer movements by looking up the incremental leak rate as a result. If the pointer adjustment signals are not periodic in nature, an exponential bit leak rate is used that is a function of the number of pointer adjustment signals that have been received. The pointer leak logic module provides a bit leak adjusted uniformly gapped data signal to a phase locked loop that provides a smooth output data signal and extracts a smooth output clock signal therefrom.
申请公布号 US2002144169(A1) 申请公布日期 2002.10.03
申请号 US20010825102 申请日期 2001.04.03
申请人 APPLIED MICRO CIRCUITS CORPORATION 发明人 RANGANATH BALAJI;NAKRA JAHANGIR
分类号 G06F1/12;G06F5/12;G06F13/42;H03L7/08;H04J3/07;(IPC1-7):G06F1/12 主分类号 G06F1/12
代理机构 代理人
主权项
地址
您可能感兴趣的专利