发明名称 |
Semiconductor memory device |
摘要 |
<p>A semiconductor memory device which permits access even during refresh operation and also is low in power consumption. An address input circuit receives an input address, and a readout circuit reads out data from at least part of a subblock group arranged in a column or row direction and specified by the address input via the address input circuit. A refresh circuit refreshes at least part of a subblock group arranged in a row or column direction and intersecting with the subblock group from which data is read out by the readout circuit. A data restoration circuit restores data of a subblock where refresh operation and readout operation take place concurrently, with reference to data from the other subblocks and a parity block. <IMAGE></p> |
申请公布号 |
EP1246194(A2) |
申请公布日期 |
2002.10.02 |
申请号 |
EP20010309750 |
申请日期 |
2001.11.20 |
申请人 |
FUJITSU MICROELECTRONICS LIMITED |
发明人 |
YAGISHITA, YOSHIMASA;UCHIDA, TOSHIYA |
分类号 |
G11C7/10;G11C11/401;G11C11/406;G11C11/4096;(IPC1-7):G11C11/406 |
主分类号 |
G11C7/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|