摘要 |
A stable internal clock signal generator capable of suppressing an oscillation caused by a fluctuation in a power source or the like. A shift register 14 stores a binary comparison result indicating whether a phase obtained by a comparison carried out through a phase comparing circuit 13 past (n+1) times is advanced or delayed, a phase control circuit 15 outputs, as a phase control signal to a phase variable circuit 12, the larger number of comparison results obtained by carrying out the comparison (n+1) times, and the phase variable circuit 12 adjusts the phase of an internal clock signal intclk based on the input phase control signal.
|