发明名称 Booster circuit for raising voltage by sequentially transferring charges from input terminals of booster units to output terminals thereof in response to clock signals having different phases
摘要 A booster circuit includes a plurality of booster units whose output terminals are respectively connected to the input terminals of the next-stage booster units, and an output circuit section. Each of the booster units sequentially transfers charges from the input terminal to the output terminal in response to clock signals to raise a positive or negative voltage input to a first-stage booster unit. Then, a node in which charges are left behind is reset by use of a reset signal after the charge transfer. The potential of the reset signal for turning ON the resetting transistor is created from the positive or negative boosted potential output from the output circuit section.
申请公布号 US6456541(B2) 申请公布日期 2002.09.24
申请号 US20010812573 申请日期 2001.03.21
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 TANZAWA TORU
分类号 H02M3/07;G11C5/14;G11C16/08;G11C16/30;H03K5/02;H03K19/0185;(IPC1-7):G11C7/00 主分类号 H02M3/07
代理机构 代理人
主权项
地址