发明名称 |
Power trench transistor device source region formation using silicon spacer |
摘要 |
A power trench MOS-gated transistor is constructed with a buried gate to source dielectric inside a gate trench region. In the innovative device, a thick oxide (grown or deposited) is used to define the height of the trench walls. A body region is initially formed by selective epitaxial growth and etch back. Source regions are formed also by selective epitaxial growth. The body is finally formed by selective epitaxial growth and etch back. The oxide is removed from the trench, the trench walls are oxidized to form a gate oxide, and doped polysilicon fills the trench to form a gate. By the formation of the source region using the spacer etch, this process simplifies the fabrication of power trench gated devices, and provides for increased contact surface area without increasing device size.
|
申请公布号 |
US6455379(B2) |
申请公布日期 |
2002.09.24 |
申请号 |
US20010799845 |
申请日期 |
2001.03.06 |
申请人 |
FAIRCHILD SEMICONDUCTOR CORPORATION |
发明人 |
BRUSH LINDA S.;ZENG JUN;HACKENBERG JOHN J.;LINN JACK H.;ROUSE GEORGE V. |
分类号 |
H01L21/331;H01L21/332;H01L21/336;H01L29/417;H01L29/739;H01L29/749;H01L29/78;(IPC1-7):H01L21/336 |
主分类号 |
H01L21/331 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|