CLOCK-SKEW RESISTANT CHAIN OF SEQUENTIAL CELLS

摘要

In an integrated circuit incorporating a series of sequential cells (SEQ(1)-SEQ(7)) implementing a shift function, clock skew problems are avoided by interconnecting the cells in order starting with the cell (SEQ(3)) having greatest clock latency and ending with the cell (SEQ(7)) having smallest clock latency.