发明名称 |
Method and device structure for enhanced ESD performance |
摘要 |
An integrated circuit manufacturing process selectively blocks silicide formation during the fabrication of I/O devices to enhance their ESD performance while not impacting the performance of core devices. In an example embodiment, a spacer dielectric covers the MOS structure so that the gate may be protected from process degradation. The spacer dielectric is masked to define silicidation blocking regions and silicidation accepting regions. Spacer dielectric is removed in regions where silicidation is to be accepted. Silicidation blocking regions protect transistor devices from subsequent ion implantation. Consequently, the ion implantation profiles for core transistors and I/O transistors are maintained for enhanced performance and reliability for each transistor type.
|
申请公布号 |
US6448122(B1) |
申请公布日期 |
2002.09.10 |
申请号 |
US20000598759 |
申请日期 |
2000.06.22 |
申请人 |
KONINKLIJKE PHILIPS ELECTRONICS N.V. |
发明人 |
DE MUIZON EMMANUEL;LUTZE JEFFREY |
分类号 |
H01L21/8234;(IPC1-7):H01L21/823 |
主分类号 |
H01L21/8234 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|