| 摘要 |
According to a PLL circuit of the present invention, an output of a phase comparator is adjusted according to a space-to-mark transition-probability of an input signal so that an output of a voltage controlled oscillator has a predetermined frequency and phase. Therefore, even when a phase of a timing clock is set other than at 0, an output of the PLL circuit can be kept at the set phase, irrespective of the space-to-mark transition-probability. By using the PLL circuit as such in an optical communication apparatus and an optical communication system, a discrimination point can be kept almost fixed, and therefore, it is possible to lower an error rate.
|
