发明名称 |
Digital dual-loop DLL design using coarse and fine loops |
摘要 |
A dual-loop digital delay locked loop (DLL) is provided. The DLL includes a coarse loop to produce a first delayed signal and provides a wide frequency lock range. The DLL further includes a fine loop connected to the coarse loop to produce a second delayed signal and provides a tight locking. This dual-loop architecture can provide robust operation and tight synchronization over a wide range of delay variations.
|
申请公布号 |
US6445231(B1) |
申请公布日期 |
2002.09.03 |
申请号 |
US20000585035 |
申请日期 |
2000.06.01 |
申请人 |
MICRON TECHNOLOGY, INC. |
发明人 |
BAKER R. JACOB;LIN FENG |
分类号 |
G11C7/10;G11C7/22;H03L7/07;H03L7/081;(IPC1-7):H03D3/24 |
主分类号 |
G11C7/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|