发明名称 |
Data processing apparatus and methods |
摘要 |
<p>A phase lock loop for recovering a bit clock from a signal containing variations in the bit rate includes mans for resetting the frequency of said phase lock loop to a preset value if the loop loses its lock or if adverse conditions are detected. The loop may be reset if the frequency passes a preset limit or if other apparatus responsive to signal quality or signal to noise ratio detects adverse conditions. In one embodiment the signal is also subjected to automatic gain control and to adaptive filtering, and the frequency may be reset if the A.G.C. and/or the adaptive filter coefficients pass preset thresholds. <IMAGE></p> |
申请公布号 |
EP0831483(B1) |
申请公布日期 |
2002.08.28 |
申请号 |
EP19960306940 |
申请日期 |
1996.09.24 |
申请人 |
HEWLETT-PACKARD COMPANY |
发明人 |
WILLIAMS, CHRISTOPHER HUW |
分类号 |
G11B20/10;G11B20/14;H03L7/06;H03L7/14;H04L7/033;(IPC1-7):G11B20/14 |
主分类号 |
G11B20/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|