CMOS output driver with slew rate control

摘要

A CMOS output driver with a DC feedback circuit architecture that changes the output impedance of the driving transistors as the output voltage transition progresses. The output voltage slew rate is then controlled by limiting the gate voltages (node of Ng and Pg) of the output driver transistors during the transition.