发明名称 Circuit for the filtering of parasitic logic signals
摘要 A filtering circuit includes circuits for delivering first and second ramp-shaped signals when a logic signal to be filtered changes values, and includes logic circuits each with a switching threshold, for receiving the ramp-shaped signals. A memory unit delivers an output signal having a first value when outputs of the logic circuits have a first pair of values, and delivers a second value when the outputs of the logic circuits have a second pair of values. The filtering circuit may be applied to the filtering of an external clock signal in serial type memory devices.
申请公布号 US2002113643(A1) 申请公布日期 2002.08.22
申请号 US20010938289 申请日期 2001.08.23
申请人 STMICROELECTRONICS S.A. 发明人 LA ROSA FRANCESCO
分类号 H03K5/1252;(IPC1-7):H03B1/00 主分类号 H03K5/1252
代理机构 代理人
主权项
地址