On chip error correction for devices in a solid state drive

摘要

An error correction arrangement for a flash EEPROM array including a plurality of redundant array circuits, apparatus for sensing when a hardware error has occurred in a block of the flash EEPROM array, and a circuit for replacing an array circuit with a redundant array circuit in response to detection of a hardware error.