| 发明名称 |
VPX bank architecture |
| 摘要 |
A method for a VPX banked architecture. The method of one embodiment first segments a memory array into at least two banks. Each bank including memory cells. The banks are provided with a supply voltage.
|
| 申请公布号 |
US6434073(B2) |
申请公布日期 |
2002.08.13 |
| 申请号 |
US20010924888 |
申请日期 |
2001.08.07 |
| 申请人 |
INTEL CORPORATION |
发明人 |
GULIANI SANDEEP K.;SUNDARAM RAJESH;TAUB MASE J. |
| 分类号 |
G11C5/14;G11C8/12;G11C16/30;(IPC1-7):G11C7/02 |
主分类号 |
G11C5/14 |
| 代理机构 |
|
代理人 |
|
| 主权项 |
|
| 地址 |
|
