发明名称 Semiconductor integrated circuit and method for controlling activation thereof
摘要 To supply a ground potential Vss to a starter signal level shifter and a fuse information latch circuit on the basis of a fuse starter signal of which low level is shifted from the ground potential Vss to a negative voltage Vnn by the starter signal level shifter until the fuse information is latched to the fuse information latch circuit. After the foregoing fuse information is latched, a finally attained potential is supplied to the starter signal level shifter and the fuse information latch circuit. Therefore, it is possible to latch without shifting the low level, so that it becomes possible to easily shift the low level from the ground potential Vss to the negative voltage Vnn after latching.
申请公布号 US6430102(B2) 申请公布日期 2002.08.06
申请号 US20010859259 申请日期 2001.05.18
申请人 FUJITSU LIMITED 发明人 MORI KAORU;MATSUMIYA MASATO
分类号 G11C11/407;G11C5/14;G11C11/401;G11C17/18;H01L21/822;H01L27/04;H03K19/00;H03K19/0185;(IPC1-7):G11C7/00 主分类号 G11C11/407
代理机构 代理人
主权项
地址
您可能感兴趣的专利