| 摘要 |
PROBLEM TO BE SOLVED: To provide a wiring delay violation correcting device which can correct wiring without permitting existing wiring to cause delay violation. SOLUTION: In the rewiring processing of a net which becomes delay violation in the correction of the wiring layer of an LSI layout pattern, a violation net input means 2 for inputting a violation net, an area dividing means 4 for dividing a designated correction area into a plurality of areas, a wiring area deciding means 5 for performing ranking with a wiring congestion degree as a reference and deciding a wiring route in order from a lowest rank, a shift margin calculating means 6 for calculating the shift margin of the respective nets from timing information of wiring, and a wiring means 7 for performing wiring by preferentially moving wiring or the net close to the net of the large shift margin in the respective areas, are disposed.
|
