发明名称 Automatic adjusting method and circuit
摘要 When a communication speed of CPU 104 can be increased, a procedure of automatic phase adjustment involves setting phase shift amount CLK_DLY=n immediately after a vertical synchronization signal interrupt is generated, and reading video detection data VIDEO_DATA(n) after setting phase shift amount CLK_DLY=n+1 when the next vertical synchronization signal interrupt is generated. When CPU 104 is limited in the communication speed, the automatic adjustment is performed by an automatic adjusting circuit which has phase control data memory 107, video detection data memory 109, and a trigger input served by vertical synchronization signal S102.
申请公布号 US2002104036(A1) 申请公布日期 2002.08.01
申请号 US20020053772 申请日期 2002.01.24
申请人 NEC V IEWTECHNOLOGY, LTD. 发明人 SAKAMOTO KAZUAKI;ABE MASATOSHI
分类号 G09G3/36;G09G3/20;H04N5/12;(IPC1-7):G06F1/04;G06F1/06;G06F1/08 主分类号 G09G3/36
代理机构 代理人
主权项
地址