发明名称 |
Cache-Speicher und Verfahren zur Adressierung |
摘要 |
The invention relates to a cache memory whose addresses are divided into a tag, index and offset. Means are provided as hardware for carrying out a reversible univocal transformation between the respective tag part of the address and an encoded tag address. The index field of the address of the cache memory can also be encoded by means of another reversibly univocal mapping which maps the index field onto an encoded index field. A corresponding hardware unit is also provided therefor.
|
申请公布号 |
DE10101552(A1) |
申请公布日期 |
2002.07.25 |
申请号 |
DE20011001552 |
申请日期 |
2001.01.15 |
申请人 |
INFINEON TECHNOLOGIES AG |
发明人 |
GAMMEL, BERNDT;KUENEMUND, THOMAS |
分类号 |
G06F12/08;G06F12/14;G06F21/24;(IPC1-7):G06F12/08 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|