发明名称 Synchronous pipelined switch using serial transmission
摘要 The invention provides a method and system for operating a switch, in which incoming data cells are converted from parallel to serial for synchronous input to a switch interconnect, converted from serial to parallel for parallel switching, converted from parallel to serial for synchronous output from the switch interconnect, and converted from serial to parallel for output. The switch interconnect and its input and output interfaces are controlled by a single frequency source, so that all serial data communication paths into and out of the switch interconnect are phase synchronized to within one clock cycle. A single frequency source for the switch system is coupled to the input interfaces, to output interfaces, and to the switch interconnect. The input interfaces each include a PLL which synchronizes to the single frequency source once for all serial communication to the switch interconnect. The switch interconnect includes one PLL for each input interface which synchronizes to the serial input from that input interface, and one PLL for each output interface which synchronizes to the single frequency source once for all serial communication to the output interface. Similarly, the output interfaces each include a PLL which synchronizes to the serial output from the switch interconnect. The switch interconnect is coupled to the single frequency source and operates in phase therewith.
申请公布号 US6424649(B1) 申请公布日期 2002.07.23
申请号 US19970001270 申请日期 1997.12.31
申请人 CISCO TECHNOLOGY, INC. 发明人 LAOR MICHAEL;EPPS GARRY P.
分类号 H04J3/06;H04L12/56;(IPC1-7):H04L12/56 主分类号 H04J3/06
代理机构 代理人
主权项
地址