发明名称 |
Method and apparatus for calibrating an IEEE-1394 cycle master |
摘要 |
A cycle master in a digital network having a bus architecture that complies with the IEEE-1394 Standard for a High Performance Serial Bus is calibrated by first computing a clock offset representing a difference between a first time synchronized to each of a plurality of packet arrival events and a second time synchronized to periodic ones of said plurality of packet arrival events; and then adjusting a frame rate of said packet arrival events to compensate for said clock offset.
|
申请公布号 |
US6418150(B1) |
申请公布日期 |
2002.07.09 |
申请号 |
US19980027500 |
申请日期 |
1998.02.20 |
申请人 |
APPLE COMPUTER, INC. |
发明人 |
STAATS ERIK P. |
分类号 |
H04J3/06;H04L12/40;H04L12/64;H04L29/06;(IPC1-7):H04J3/06;H04L12/26 |
主分类号 |
H04J3/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|