发明名称 |
Parallel processor for use in distributed sample scrambler |
摘要 |
A parallel processor of a distributed sample scrambler of cell-based physical layer of ISDN(Integrated Service Digital Network) used in a 16-bit mode of utopia interface is disclosed. The parallel processor employs a simple logic to process a predetermined bit of pseudo random binary bit stream in parallel, discriminating the cell boundary of the IDSN easily and reliably. The parallel processor comprises a first pseudo random bit stream production block for producing a first pseudo random binary bit stream within a word parallel clock according to a predetermined byte of an ATM(Asynchronous Transfer Mode) cell applied from an external; a second pseudo random bit stream production block for producing a second pseudo random binary bit stream within a word parallel clock according to the predetermined byte of the ATM cell; and a selector for selectively producing one of the first and the second pseudo random binary bit streams according to an external signal.
|
申请公布号 |
US6414957(B1) |
申请公布日期 |
2002.07.02 |
申请号 |
US19980201903 |
申请日期 |
1998.11.30 |
申请人 |
ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE |
发明人 |
KANG SUN;CHAE JONG UK;DOO KYEONG HWAN |
分类号 |
H04L12/56;H04L25/03;(IPC1-7):H04L9/18 |
主分类号 |
H04L12/56 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|