Lock detector for a dual phase locked loop system

摘要

A dual phase locked loop (PLL) lock detector is disclosed using a single lock detector to determine whether a dual PLL system is in a lock condition. In one embodiment, a VCO clock output from a master PLL is frequency divided to form a reference clock for a slave PLL. The lock detector monitors the slave PLL only when it determines that the master PLL is locked.