| 摘要 |
<p>A processing circuit for motion compensated de-interlacing of video signals, the processing circuit comprising: a line memory (21), a de-interlacing circuit (22), a frame memory (24), and a cache memory (25), in which a pixel mixer (29) is interposed between the cache memory (25) and the de-interlacing circuit (22).</p> |
