| 摘要 |
A flip flop apparatus in a scan chain for a Design-for-Test system includes a logic device wherein whenever a scan shifting occurs, the flip flop register disables any changes at its output to a combinational logic of a circuit under test, thereby allowing speed testing of the circuit without increasing in power usage and/or heating in the circuit.
|
