发明名称 Buffer circuit
摘要 A buffer circuit includes an amplifier, a pass gate circuit and a level shifter. The pass gate circuit communicates an input signal to the amplifiers and includes a terminal to control the communication. A level shifter furnishes a control signal to the terminal of the pass gate circuit and regulates the control signal based on a magnitude of the input signal.
申请公布号 US6400189(B2) 申请公布日期 2002.06.04
申请号 US19990460743 申请日期 1999.12.14
申请人 INTEL CORPORATION 发明人 MCDANIEL BART R.
分类号 H03K19/003;(IPC1-7):H03B1/00;H03K3/00 主分类号 H03K19/003
代理机构 代理人
主权项
地址