Circuit configuration having a variable number of data outputs and device for reading out data from the circuit configuration with the variable number of data outputs

摘要

A circuit configuration is described which provides the advantage that data can be read out of a serially readable data memory via a freely selectable number of existing data outputs. This is advantageously achieved in that the serial data are routed with a delay effected by memory/delay circuits to a plurality of data outputs.