发明名称 Wire bonding method and semiconductor package manufactured using the same
摘要 A semiconductor package including plural semiconductor chips, and a wire bonding step for electrically interconnecting the semiconductor chips, are disclosed. In an exemplary method, a substrate is provided. Conductive circuit patterns are provided outside of a chip mounting region of the substrate, and conductive transfer patterns are provided proximate to the chip mounting region. Chips are placed in the chip mounting region. Conductive wires are bonded between input/output pads of a first chip and respective transfer patterns, and other conductive wires are bonded between input/output pads of a second chip and the same transfer patterns, thereby electrically connecting respective input/output pads of the two chips through a pair of bond wires and an intermediate transfer pattern.
申请公布号 US2002064905(A1) 申请公布日期 2002.05.30
申请号 US20000745265 申请日期 2000.12.20
申请人 PARK YOUNG KUK;HAN BYUNG JOON;KIN JAE DONG 发明人 PARK YOUNG KUK;HAN BYUNG JOON;KIN JAE DONG
分类号 H01L25/18;H01L21/60;H01L23/31;H01L25/065;H01L25/07;(IPC1-7):H01L21/48 主分类号 H01L25/18
代理机构 代理人
主权项
地址
您可能感兴趣的专利