发明名称 EVALUATING METHOD FOR DESIGN MADE COMMON
摘要 <p>PROBLEM TO BE SOLVED: To obtain a evaluating method for design made common which can evaluate making common from the viewpoint of effect obtained by making common since a conventional evaluation method for design made common evaluates only the rate of being made common for components and units constituting a product. SOLUTION: A machine type determination analysis, an added value and analysis being made common, a production lead time and analysis of being made common, a customer's voice and analysis of being made common, an analysis of technical transition, etc., are taken and the respective analyses are totally judged to make common the components and units constituting the product.</p>
申请公布号 JP2002140376(A) 申请公布日期 2002.05.17
申请号 JP20000333412 申请日期 2000.10.31
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 TATEGAMI KAZUO;JIN KEIICHI;KOMINAMI TAIZO;KUROMIYA YOSHIHISA
分类号 G06F17/50;G06Q50/00;G06Q50/04;(IPC1-7):G06F17/50;G06F17/60 主分类号 G06F17/50
代理机构 代理人
主权项
地址