发明名称 Program optimization
摘要 The present invention optimizes program execution by reducing previous restrictions for an exception generative instruction for another instruction, so that the parallelisms of the instructions of a program, including exception generative instructions, can be effectively obtained. Preferably, the novel compiler comprises: a DAG (directed acyclic graph) generator for analyzing quadruple intermediate code in a target program and for generating a DAG; a DAG editing unit for editing the DAG and for reducing for the operators order restrictions due to the occurrence of an exception; and a quadruple intermediate code reproduction unit for generating quadruple intermediate code which reflects the structure of the obtained DAG. An exception generative instruction and an exception generation detection instruction are thus detected. The exception generation detection instruction is divided into a first instruction, which detects the exception occurrence condition, and a second instruction, which branches the process for the exception process. A dependency is set among the instructions, so that the process is shifted from the first instruction to the second instruction when the exception occurrence condition is detected, or so that the process is shifted from the first instruction to the exception generative instruction when the exception occurrence condition is not detected.
申请公布号 US2002056078(A1) 申请公布日期 2002.05.09
申请号 US20010020656 申请日期 2001.10.29
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 INAGAKI TATSUSHI;KOMATSU HIDEAKI
分类号 G06F9/38;G06F9/45;(IPC1-7):G06F9/45 主分类号 G06F9/38
代理机构 代理人
主权项
地址