发明名称 |
Method of reducing junction capacitance of source/drain region |
摘要 |
A method of reducing junction capacitance of a source/drain region. A gate oxide layer is formed on a first conductive type substrate. A polysilicon layer is formed and patterned on the gate. Light second conductive type ions are implanted into the substrate with the polysilicon layer as a mask. An insulation layer is formed to cover a side wall of the polysilicon layer. A first step heavy of ion implantation with second conductive type ions is perform to the substrate using the polysilicon layer and the spacer as mask, so that a heavily doped region is formed. A second step of heavy ion implantation with the second conductive type ions is performed to the substrate using the polysilicon layer and the spacer as masks, so that the heavily doped region is broadened and deepened with a smooth ion distribution profile.
|
申请公布号 |
US6383883(B1) |
申请公布日期 |
2002.05.07 |
申请号 |
US19980173831 |
申请日期 |
1998.10.16 |
申请人 |
UNITED MICROELECTRONICS CORP. |
发明人 |
CHENG YAO-CHIN;SU KUAN-CHENG |
分类号 |
H01L21/336;H01L29/78;(IPC1-7):H01L21/00 |
主分类号 |
H01L21/336 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|