发明名称 |
Information processing apparatus for prefetching data structure either from a main memory or its cache memory |
摘要 |
To improve the function of a circuit for prefetching data accessed by a processor, a prefetch unit (105) incorporates therein a circuit for issuing a request to read out one group of data to be prefetched and registers for holding the group of data read in response to the read request therein. The group of data are read out from a cache memory (1001) or a main memory (1) under the control of a cache request unit (101). A plurality of groups of data can be prefetched. When data designation is made, the processor (2) requests the cache memory (1001) to read a block to which the data to be prefetched belongs. A circuit is also included in the prefetch unit (105), wherein when prefetched data is subsequently updated by the processor, its updated data is made invalid. Elements of a vector complex in structure, such as an indexed vector or the like can be also read out. It is also possible to cope with an interrupt generated within the processor (2). <IMAGE> |
申请公布号 |
EP0723221(B1) |
申请公布日期 |
2002.04.24 |
申请号 |
EP19960100414 |
申请日期 |
1996.01.12 |
申请人 |
HITACHI, LTD.;HEWLETT-PACKARD COMPANY |
发明人 |
SHINTANI, YOOICHI;TANAKA, YOSHIKAZU;IRIE, NAOHIKO;WORLEY JR., WILLIAM S.;RAU, B. RAMAKRISHNA;GUPTA, RAJIV;AMERSON, FREDERIC C. |
分类号 |
G06F9/345;G06F9/38;G06F12/02;G06F12/08;G06F17/16;(IPC1-7):G06F9/38 |
主分类号 |
G06F9/345 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|