发明名称 Integrated potentiometer and corresponding fabrication process
摘要 A process and an integrated circuit are intended for obtaining an adjustable electrical resistance, in which a first voltage is applied to an integrated MOS transistor on its source, its gate and its substrate, and a second voltage is applied on its drain, the first and second voltages being able to initiate a breakdown of the MOS transistor by:avalanche of the drain/substrate junction;biasing of the parasitic bipolar transistor of the MOS transistor;irreversible breakdown of the drain/substrate junction; andshorting between the drain and the source.
申请公布号 US6377115(B1) 申请公布日期 2002.04.23
申请号 US20000678711 申请日期 2000.10.04
申请人 STMICROELECTRONICS S.A. 发明人 FOREL CHRISTOPHE;LAVILLE SEBASTIEN;DUFAZA CHRISTIAN;AUVERGNE DANIEL
分类号 H01L21/02;H01L27/07;H01L27/08;H01L29/8605;(IPC1-7):H03K17/687 主分类号 H01L21/02
代理机构 代理人
主权项
地址