| 摘要 |
Error checking circuitry for performing error checks based on mathematical functions comprises a data input stage adapted to receive incoming data and at least one feedback signal, a register arranged to receive at a plurality of register input signals from the data input stage and to generate at least one signal to feedback to the data input stage, and multiplexing circuitry, wherein the multiplexing circuitry is provided in association with the register such that signal routes through the register are configurable to successively perform error checks based on different first and second mathematical functions.
|
