发明名称 SEMICONDUCTOR MEMORY AND TEST METHOD THEREFOR
摘要 PROBLEM TO BE SOLVED: To provide a semiconductor memory in which a faulty memory cell can be specified and relieved when a standby current failure occurs due to small leakage. SOLUTION: A power source potential GNDP for applying a substrate potential to N-channel MOS transistors 74, 78 composing memory cells of SRAM is made controllable independently of the ground potential GNDM for giving a source potential. When a faulty standby current occurs, it is possible to detect the failure in a function test by weakening the driving capability of the N- channel MOS transistors 74, 78 by a substrate effect. Therefore, the faulty memory cell can be specified, and a yield can be improved by replacing the cell by a redundant memory cell.
申请公布号 JP2002093195(A) 申请公布日期 2002.03.29
申请号 JP20000281397 申请日期 2000.09.18
申请人 MITSUBISHI ELECTRIC CORP 发明人 SHIOMI TORU
分类号 G01R31/28;G11C11/412;G11C11/413;G11C29/00;G11C29/04;G11C29/08;G11C29/50;H01L21/822;H01L21/8234;H01L21/8244;H01L27/04;H01L27/088;H01L27/10;H01L27/11 主分类号 G01R31/28
代理机构 代理人
主权项
地址