| 摘要 |
A system and method for clock multiplexing. According to one implementation, a pair of two stage cross-coupled clock gating elements (302a, 302b) are controlled by a single asynchronous enable signal. On change of the enable signal, the previously selected clock gets disabled before the newly selected clock is enabled.
|
