Digital phase locked loop having coarse and fine stepsize variable delay lines

摘要

In a digital phase locked loop, a coarse stepsize variable delay line (11) and a fine stepsize variable delay line (12) are connected in series for receiving a reference clock pulse and imparting thereto variable delays in accordance with higher significant bits and lower significant bits. The delayed clock pulse is delivered to the input of a clock tree (20) through which the clock pulse propagates and are supplied to various parts of an integrated circuit chip. A phase detector (30) provides a phase comparison between the reference clock pulse and a delayed clock pulse appearing at one of the outputs of the clock tree (20). A delay controller (40) counts the reference clock pulse to produce a count value, and increments or decrements the count value in accordance with the output of the phase detector (30). The up-down count value is supplied as the higher and lower significant bits to the coarse and fine stepsize variable delay lines at such longer intervals than intervals at which the reference clock pulse occurs that the delayed clock pulse is allowed a sufficient time to propagate through the clock tree (20).