发明名称 CMOS basic cell and method for fabricating semiconductor integrated circuit using the same
摘要 In a CMOS basic cell used in fabrication of a gate array semiconductor integrated circuit, each of the gate and the diffusion region of a P-channel transistor is in a hooked shape having bent parts respectively bending to the left and right at the upper and lower portions thereof. Similarly, each of the gate and the diffusion region of an N-channel transistor is in a hooked shape having bent parts respectively bending to the left and right at the upper and lower portions thereof. In the case where a semiconductor integrated circuit is fabricated by arranging basic cells having the same structure on the right and left hand sides of this basic cell, the basic cells adjacent to each other are overlapped by portions thereof corresponding to one grid, so that the portions in the hooked shapes can be alternately inlaid with each other. Accordingly, the semiconductor integrated circuit attains a smaller layout area.
申请公布号 US2002034110(A1) 申请公布日期 2002.03.21
申请号 US20010922671 申请日期 2001.08.07
申请人 MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. 发明人 FURUYA SHIGEKI;WATANABE HISAKI;MOTOTANI ATSUSHI
分类号 G11C29/00;H01L23/48;H01L27/10;H01L27/118;(IPC1-7):G11C29/00 主分类号 G11C29/00
代理机构 代理人
主权项
地址