发明名称 |
Semiconductor device that enables simultaneous read and write/read operation |
摘要 |
A memory cell array 1 has the arrangement of a plurality of cores, each of which comprises one block or a set of a plurality of blocks, each block defining a range of memory cells serving as a unit of data erase. A core selecting part for selecting an optional number of cores to write/erase data is provided for writing data in memory cells in cores selected on the basis of a write command and for erasing data from selected blocks in cores selected on the basis of an erase command. Thus, there is realized a free core system capable of reading data out from memory cells in unselected cores while writing/erasing data in cores selected by the core selecting part.
|
申请公布号 |
US2002031038(A1) |
申请公布日期 |
2002.03.14 |
申请号 |
US20010987981 |
申请日期 |
2001.11.16 |
申请人 |
|
发明人 |
HONDA YASUHIKO;KATO HIDEO;SAITO HIDETOSHI;KURIYAMA MASAO;HARA TOKUMASA;IKEDA TAKAFUMI;HIRAMATSU TATSUYA |
分类号 |
G11C16/00;G11C5/00;G11C8/12;G11C16/10;G11C16/26;(IPC1-7):G11C8/00 |
主分类号 |
G11C16/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|