Three-dimensional packaging technology for multi-layered integrated circuits

摘要

Disclosed is method and apparatus for packaging multilayered integrated circuit (IC) chips, on which logic circuits and/or memory arrays are disposed and interconnected in a novel way permitting the addressing (i.e. selection) of the logic circuits and/or arrays on these IC chip layers using a minimum number of connections and with the shortest propagation delays.