Vertikaler Feldeffekt-Transistor und Verfahren zu dessen Herstellung

摘要

The invention relates to a field-effect transistor comprising a vertical series of layers consisting of a drain layer, a channel layer, and of a source layer, whereby a gate dielectric and a gate electrode are laterally arranged in at least one chamfered area located on the outer side of the channel layer.