Method and apparatus for parallel die testing on wafer

摘要

A plurality of integrated circuit die on wafer are tested simultaneously using circuitry (PATC1-8, PABC1-8, PALR1-8, PARR1-8) provided on the wafer.