Semiconductor device with stable and appropriate data output timing

摘要

A semiconductor device includes a timing-stabilization circuit which adjusts a phase of the synchronization clock signal. The semiconductor device further includes a control circuit which suspends the adjustment of the phase of the synchronization clock by the timing-stabilization circuit during a time period when the data is output from an output circuit.