发明名称 Method and apparatus for wiring, wire, and integrated circuit
摘要 The present invention provides a method for wiring, which plugs conductive material sufficiently into a via hole produced in dielectronics (hereinafter, referred to as "a via hole") and prevents generating a void. The via hole is made through a via hole patterning step and a cleaning step. At a surface treatment step, substance having chemical affinity (active site) is adsorbed to the surface of the via hole. Next, an electron donative layer is made by depositing substance having an electron donative characteristic on the active sites acting as cores at an electron donative layer formation step. Then, the wiring material is plugged at a via hole plug step.
申请公布号 US2002022365(A1) 申请公布日期 2002.02.21
申请号 US20000539710 申请日期 2000.03.31
申请人 OHBA TAKAYUKI 发明人 OHBA TAKAYUKI
分类号 H01L21/77;C23C16/02;H01L21/28;H01L21/285;H01L21/768;(IPC1-7):H01L21/28;H01L21/44;H01L21/476 主分类号 H01L21/77
代理机构 代理人
主权项
地址
您可能感兴趣的专利