EFFICIENT CLOCK START AND STOP APPARATUS FOR CLOCK FORWARDED SYTEM I/O

摘要

An efficient clock start and stop apparatus for clock forwarded system I/O. The apparatus may include a buffer (205) coupled to receive incoming data from a data source. The buffer is clocked by a first clock signal (110) that is provided by the data source. the buffer is condigured to store the incoming data in a plurality of sequential lines in response to teh first clock signal. The buffer may be further configured to store a pluratliy of bits in a pluratliy of occupied-bit registers (206). Each one of the pllurality of occupied-bit registers indicates that data is present in a corresponding sequential line in the buffer. The apparatus may further include a clock gate circuit (250) coupled to the buffer and configured to provide a second clock signal. The clock gate circuit may be further configured to start the second clock signal when valid data is present in the buffer and to stop the second clock signal when no data is present in the buffer.