发明名称 TEST METHOD FOR NON-VOLATILE SEMICONDUCTOR MEMORY
摘要 PURPOSE: To provide a test method for a non-volatile semiconductor memory by which quantity of disturbance and margin of disturbance can be tested and evaluated surely and in a short time. CONSTITUTION: In a non-volatile semiconductor memory having a floating gate 2, plural memory cells 21 connected to one word line are programmed simultaneously. Voltage having magnitude increased gradually and of which the final pulse voltage being equal to voltage required for finishing programming the plural memory cells 21 to which program disturbance stress is applied or program disturbance stress pulse train being voltage in which voltage of fixed magnitude is subtracted from voltage required for finishing a program is applied to a control terminal 11 of a selected memory cell 21 after the memory cell is made an erasure state, and after finish of applying the program disturbance stress pulse train, in a memory cell to which program disturbance stress is applied simultaneously, a test of a non-volatile semiconductor memory is performed by measuring only a memory cell 21 in which threshold voltage is the lowest.
申请公布号 KR20020012523(A) 申请公布日期 2002.02.16
申请号 KR20010047545 申请日期 2001.08.07
申请人 SHARP CORPORATION 发明人 YOSHIMURA SATOSHI
分类号 G01R31/28;G11C16/04;G11C16/06;G11C29/12;G11C29/50;(IPC1-7):G11C16/06 主分类号 G01R31/28
代理机构 代理人
主权项
地址